6

10

11

13

14

15

16

Amendments to the Claims

1. (Previously amend	ed):	
----------------------	------	--

A method for testing a transmission system, the method comprising:

receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields:

inserting test data in one or more of the plurality unused fields of the TDM\stream;

transferring the TDM stream along a plurality of components of the transmission system including a plurality of time slot interchangers (TSIs);

operating the TSIs to switch the fields of the TDM stream as it is transferred along the plurality of components of the transmission system; and

comparing the test data against the transferred test data.

1 2. (Original):

The method of claim 1, wherein transferring the TDM stream comprises generating a connection path between the plurality of components of the transmission system.

81862P125 LJV/JAH/phs

-5-

12	
Ø,	

1

1

1

The method of claim 2, wherein the connection path is configured 2 to transfer the test data between the plurality of components of the 3 transmission system using one or more of the plurality unused fields of the TDM stream.

4. (Original):

The method of claim 3, further comprising storing the transferred 2 test data prior to comparing the test data against the transferred test data.

5. (Original):

The method of claim 3, further comprising generating an error flag 2 if the test data is different from the transferred test data.

6. (Previously amended):

A method for testing a digital signal processor (DSP) of a 2 transmission system, the method comprising: 3 receiving a time division multiplexed (TDM) stream on an input of the transmission system, wherein the TDM stream 5 comprises a plurality of data fields and a plurality of unused 6 fields: generating a test signal, wherein the test signal is generated by 8 the DSP

81862P125 LJV/JAH/phs -6-

09/322,708

10	inserting the test signal in one or more of the plurality
11	unused fields of the TDM stream;
12	transferring the TDM stream along a plurality of
13	components of the transmission system; and
14	ackslash comparing the test signal against the transferred test
15	\ signal.
1	7. (Original):
2	The method of claim 6, wherein transferring the TDM stream
3	comprises generating a connection path between the plurality of
4	components of the transmission system.
1	8. (Original):
2	The method of claim \nearrow wherein the connection path is configured
3	to transfer the test data between the plurality of components of the
4	transmission system using one or more of the plurality unused fields
5	of the TDM stream.
1	9. (Original):
2	The method of claim 7, further comprising generating an error flag
3	if the test signal is different from the transferred test signal.
1	10. (Currently amended);
2	A transmission system comprising: \
3	a controller, wherein the controller is operable to set up call
4	connections between interfaces of the transmission system;
	81862P125 -7- In re Sanders et al.
	. , , , , , , , , , , , , , , , , , , ,

LJV/JAH/phs

6

7

8

9

10

11

12

13

14

15

1

a fr	mer block coupled to the controller, wherein the framer
	ock is operable to generate time division multiplexed
(7	FDM) stream having a plurality of data fields and a plurality
0	f unused fields;
	· ·

- a logic circuit coupled to the controller and the framer block, wherein the logic circuit is operable to insert test data in one or more of the plurality of unused fields; and
- a plurality of time slot interchangers (T\$Is) coupled to the controller and the logic circuita field programmable gate array (FPGA), wherein the T\$Is are operable to switch the fields of the TDM stream.

11. (Original):

The transmission system of claim 10, wherein the time slot interchangers are further operable to transfer the test data along components of the transmission system using one or more of the plurality of unused fields.

1 12. (Original):

The transmission system of claim 11, wherein the logic circuit comprises a receiver, the receiver operable to store the transferred test data.

81862P125 LJV/JAH/phs

-8-

In re Sanders et al.

09/322,708

	1	13. (Original):
	2	The transmission system of claim 12, wherein the logic circuit
	3	further comprises a comparator, the comparator configured to
P	4	compare the inserted test data and the transferred test data.
4)	1	14. (Original):
	2	The transmission system of claim 13, wherein the logic circuit is
	3	further operable to generate an error flag if the inserted test data is
	4	different from the transferred test data.
•	1	15. (Original):
	2	The transmission system of claim 14, wherein the logic circuit
	3	comprises a field program mable gate array.
	1	16. (Previously added):
	2	A transmission system comprising:
	3	receiver means for receiving a time division multiplexed (TDM)
	4	stream on an input of the transmission system, wherein the
	5	TDM stream comprises a plurality of data fields and a
	6	plurality of unused fields;
	7	logic means coupled to the receiver means, the logic means for
	8	inserting test data in one or\more of the plurality unused
	9	fields of the TDM stream;

81862P125

LJV/JAH/phs

11

17

18

19

1

	12	plurality of components of the transmission system;
	13	controller means coupled to the TSI means, the controller means
	14	for operating the TSIs to switch the fields of the TDM stream
9	15	as it is transferred along the plurality of components of the
D	16	transmission system; and

comparator means coupled to the receiver means, the comparator means for comparing the test data against the transferred test data.

time slot interchanger (TSI) means coupled to the logic means,

the TSI\means for transferring the TDM stream along a

17. (Previously added):

The transmission system of claim 16, wherein the TSI means is further for generating a connection path between the plurality of components of the transmission system.

1 18. (Previously added):

The transmission system of claim 17, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

1 19. (Previously added):

The transmission system of claim 18, wherein the receiver means is further for storing the transferred test data prior to comparing the test data against the transferred test data.

81862P125 LJV/JAH/phs

-10-

•	
4	
5	

3

10

11

12

13

14

15

16

1	20.	(Previously ad	lded):
•		\ 	

The transmission system of claim 18, further comprising error
generator means coupled to the receiver means and the logic means,
the error generator means for generating an error flag if the test data
is different from the transferred test data.

21. (Previously added):

A transmission system comprising:

receiver means for receiving a time division multiplexed (TDM)

stream on an input of the transmission system, wherein the

TDM stream comprises a plurality of data fields and a

plurality of unused fields;

digital signal processor (DSP) means for generating a test signal;

logic means coupled to the receiver means and the DSP means,

logic means coupled to the receiver means and the DSP means, the logic means for inserting the test signal in one or more of the plurality unused fields of the TDM stream;

time slot interchanger (TSI) means coupled to the logic means,
the TSI means for transferring the TDM stream along a
plurality of components of the transmission system; and
comparator means coupled to the receiver means, the

comparator means for comparing the test signal against the transferred test signal.

81862P125 LJV/JAH/phs

-11-

1	22.	(Previously	àdded):
---	-----	-------------	---------

The transmission system of claim 21, wherein the TSI means is further for generating a connection path between the plurality of components of the transmission system.

1 23. (Previously added):

The transmission system of claim 22, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

24. (Previously added):

1

1

The transmission system of claim 22, further comprising error generator means coupled to the receiver means and the logic means, the error generator means for generating an error flag if the test signal is different from the transferred test signal.

25. (Previously added):

A program, embodied in data signals on a computer readable
medium, for testing a transmission system, said program comprising:
a receiver segment for receiving a time division multiplexed
(TDM) stream on an input of the transmission system,
wherein the TDM stream comprises a plurality of data fields
and a plurality of unused fields;

81862P125 LJV/JAH/phs

-12-

Pn	
Px	

8	a logic segment coupled to the receiver segment, the logic
8	segment for inserting test data in one or more of the
10	plurality unused fields of the TDM stream;
11	a controller segment coupled to time slot interchanger (TSI)
12	means, the controller segment for operating the TSIs to
13	transfer the TDM stream along a plurality of components of
14	the transmission system and to switch the fields of the TDM
15	stream as it is transferred along the plurality of components
16	of the transmission system; and
17	a comparator\segment coupled to the receiver segment, the
18	comparator\segment for comparing the test data against the
19	transferred test data.

26. (Previously added):

- The transmission system of claim 25, wherein the TSI means is further to generate a connection path between the plurality of components of the transmission system.
- 27. (Previously added):
- The transmission system of claim 26, wherein the connection path is configured to transfer the test data between the plurality of components of the transmission system using one or more of the plurality unused fields of the TDM stream.

81862P125 LJV/JAH/phs

-13-

2

3

2

3

5

1

2

7

10

11

12

13

14

\	0	
Y	$\widetilde{\mathbf{r}}$	

28. (Previous	ly added):
---------------	----------	----

The transmission system of claim 27, wherein the receiver segment is further for storing the transferred test data prior to comparing the test data against the transferred test data.

29. (Previously added):

The transmission system of claim 27, further comprising an error generator segment coupled to the receiver segment and the logic segment, the error generator segment for generating an error flag if the test data is different from the transferred test data.

30. (Previously added):

A program, embodied in data signals on a computer readable medium, for testing a digital signal processor (DSP) of a transmission 3 system, said program comprising: a receiver segment for keceiving a time division multiplexed 5 в (TDM) stream on an input of the transmission system, wherein the TDM stream comprises a plurality of data fields and a plurality of unused fields; digital signal processor (DSP)\means for generating a test signal: a logic segment coupled to the receiver segment and the DSP means, the logic segment for inserting the test signal in one or more of the plurality unused fields of the TDM stream; a time slot interchanger (TSI) segment coupled to the logic segment, the TSI segment for transferring the TDM stream

81862P125 LJV/JAH/phs

-14-

	1	
15	along a plurality of components of the transmission syst	:em
16	and	
17	a comparator segment coupled to the receiver segment, the	ž
18	comparator segment for comparing the test signal again	st
19	the transferred test signal.	
1	31. (Previously added):	
2	The transmission system of claim 30, wherein the TSI segment	is
3	further for generating a connection path between the plurality of	
4	components of the transmission system.	
1	32. (Previously added):	
2	The transmission system of claim 31, wherein the connection p	ath
3	is configured to transfer the test data between the plurality of	
4	components of the transmission system using one or more of the	
5	plurality unused fields of the TDM stream.	
1	33. (Previously added):	
2	The transmission system of claim 31, further comprising an err	ОГ
3	generator segment coupled to the receiver segment and the logic	
4	segment, the error generator segment for generating an error flag	if
5	the test signal is different from the transferred test signal.	
1	34. (Previously added):	
2	A transmission system comprising:	

81862P125 LJV/JAH/phs

-15-

5

6

14

15

17

18

1

P. 20

	7	a digital signal processor (DSP) operable to generate a test
2	8	signal; \
V	9	a logic circuit coupled to the receiver and the DSP, wherein the
	10	logic circuit is operable to insert the test signal in one or
	11	more of the plurality unused fields of the TDM stream;
	12	a plurality of time slot interchangers (TSIs) coupled to the
	13	controller and the logic circuit, wherein the TSIs are operable

of the transmission system; and a comparator coupled to the receiver and the logic circuit, the comparator operable to compare the test signal against the transferred test signal.

to transfer the TDM stream along a plurality of components

a receiver, wherein the receiver is operable to receive a time

division multiplexed (TDM) stream on an input of the

plurality of data fields and a plurality of unused fields;

transmission system, wherein the TDM stream comprises a

35. (Previously added):

2 The transmission system of claim 34, wherein the TSIs are further operable to transfer the test signal along components of the 3 transmission system using one or more of the plurality of unused 4 fields. 5

36. (Previously added): 1

2 The transmission system of claim 35, wherein the receiver is 3 further operable to store the test signal.

81862P125 **LJV/JAH/phs**

37. (Previously added):

The transmission system of claim 36, further comprising a comparator coupled to the receiver and the logic circuit, the comparator operable to compare the test signal against the transferred test signal.

81862P125 LJV/JAH/phs